Skip to content
View Saad1507's full-sized avatar

Block or report Saad1507

Block user

Prevent this user from interacting with your repositories and sending you notifications. Learn more about blocking users.

You must be logged in to block users.

Maximum 250 characters. Please don’t include any personal information such as legal names or email addresses. Markdown is supported. This note will only be visible to you.
Report abuse

Contact GitHub support about this user’s behavior. Learn more about reporting abuse.

Report abuse

Pinned Loading

  1. amba-apb-transceiver amba-apb-transceiver Public

    AMBA APB Master-Slave protocol implementation in Verilog with zero-wait and wait-state support.

    Verilog 1

  2. cache-controller-sram cache-controller-sram Public

    2-way set-associative cache controller in Verilog with single-port SRAM interface.

    Verilog 1

  3. cpp-for-digital-systems cpp-for-digital-systems Public

    Parameterized C++ software simulator modeling N-way Cache architectures.

    C++ 1

  4. uart-transceiver-verilog uart-transceiver-verilog Public

    Parameterized UART transceiver in Verilog with baud generator and error handling.

    Verilog 1

  5. verilog-rtl-design verilog-rtl-design Public

    Synthesizable Verilog RTL implementations and Digital Logic foundations.

    Verilog 1

  6. vga-controller-sram vga-controller-sram Public

    VGA display controller in Verilog with SRAM frame-buffer interface.

    Verilog 1