Fix phased copper pour scope at SRJ origin

[0hmX]

Summary

• build one invariant SimpleRouteJson base for phased autorouting
• precompute fully enriched copper-pour obstacles for the board scope and each active breakout PCB group at the SRJ producer boundary
• attach the matching precomputed pours only when constructing the first input for a phase; follow-up stages keep their preceding transformed SRJ
• preserve connection endpoint synchronization, accumulated output traces, and the existing pure phase filter

This is a new origin-level implementation that supersedes the replacement-based approach proposed in #3389. It does not modify or close #3389.

AM62L validation

Validated against the latest merged simplified-am62l-computer/index.circuit.tsx with this Core commit linked locally. Captures were taken byte-for-byte at the custom algorithmFn boundary. The natural SoC solver still reaches its existing solver-stage failure; a zero-trace diagnostic continuation was used only to reach the independent RAM phase.

• SoC: 33 connections, 988 obstacles (986 invariant + 2 pours), 3 buses, 8 layers, 0 prior traces; SHA256 4ea12abe2d3f55ddc62e3d54ef48a810aa38fefb2dad7d9bc889036111afda2e
• RAM: 33 connections, 988 obstacles (986 invariant + 2 pours), 3 buses, 8 layers, 0 prior traces; SHA256 824cc9d1f3189b4624631bc7f8d83988d425376447061e82f53a2d629c0fc3e4

Both captures are byte-identical to the reviewed golden inputs. SoC pours are centered at (2, 1) over 21.3 mm × 21.3 mm; RAM pours are centered at (29.675, 0.949083) over 24.05 mm × 19.2 mm, on inner1 and inner6.

Checks

• bun run format
• bunx tsc --noEmit
• bun run build
• focused existing breakout/copper-pour tests: 4 passed
• broad existing breakout, autorouting utility, and subcircuit suite: 107 passed, 3 skipped, 0 failed

No test files were added or changed.

[vercel]

The latest updates on your projects. Learn more about Vercel for GitHub.

Project	Deployment	Actions	Updated (UTC)
tscircuit-core-benchmarks	Ready	Preview	Aug 24, 2026 4:09am