semulator3d

Here is 1 public repository matching this topic...

ilambharathim / 6t-sram-finfet-area-scaling

Layout-level area reduction of a 22 nm 6T FinFET SRAM bitcell using coordinated lateral geometric compaction, verified with KLayout and Coventor SEMulator3D

sram gds vlsi semiconductor layout-optimization klayout cmos finfet physical-design memory-design 22nm semulator3d virtual-fabrication area-scaling

Updated Oct 3, 2026
Python

Add this topic to your repo

To associate your repository with the semulator3d topic, visit your repo's landing page and select "manage topics."

Learn more