Custom CPU emulator and assembler
-
Updated
Sep 7, 2026 - C
Custom CPU emulator and assembler
A C++20 RISC-style CPU simulator with an assembler, binary program format, loader, and debugger.
Demo of a Von Neumann architecture
A CHIP-8 emulator with a pure-Python, headless-testable core and a pygame frontend — full instruction set, two historical quirk profiles, golden-master snapshot testing against the Timendus suite, built-in disassembler, and a pause/step debug mode.
How does a computer work? An interactive, open-source explainer. Glassbox No. 074.
A high-level Java program which simulates the operation of the “Shark Machine” (the hardware component) via a rudimentary “SharkOS” (the software component) that has multitasking capabilities. It was originally commissioned by Nova Southeastern University in 2022 as part of the CSIS 3810 Operating Systems Concepts course curriculum.
Minimal working implementation of a cpu at the transistor level. You can observe the inner workings of a cpu, bus, EEPROM lookup table, ALU, A and B registers, run and program mode, fetch decode execute cycle, clock frequency, simultaneously. You can write assembly and hand code it using a 4-bit memory address into 16 bytes of RAM.
To associate your repository with the fetch-decode-execute topic, visit your repo's landing page and select "manage topics."