Skip to content

PCI: qcom: Add register dump support for PCIe Link Down events #1677

New issue

Have a question about this project? Sign up for a free GitHub account to open an issue and contact its maintainers and the community.

Sign up for GitHub

By clicking “Sign up for GitHub”, you agree to our terms of service and privacy statement. We’ll occasionally send you account related emails.

Already on GitHub? Sign in to your account

Open
ziyuezhang-123 wants to merge 1 commit into
base: tech/bus/pci/all
Choose a base branch
from
Open

PCI: qcom: Add register dump support for PCIe Link Down events #1677

Show file tree
Hide file tree
Changes from all commits
Commits
Show all changes
1 commit
Select commit
File filter

Filter by extension

Filter by extension
Conversations
Failed to load comments.
Loading
Jump to
Jump to file
Failed to load files.
Loading
Diff view
Diff view
6 changes: 6 additions & 0 deletions drivers/pci/controller/dwc/pcie-designware.h
View file
Open in desktop
Original file line number Diff line number Diff line change
Expand Up @@ -290,6 +290,12 @@

#define PCIE_RAS_DES_EVENT_COUNTER_DATA 0xc

/* SD-EQ (Gen5 32 GT/s per-lane pre/post cursor equalization) registers */
#define PCIE_RAS_DES_SD_EQ_CONTROL1 0xd0
#define PCIE_RAS_DES_SD_EQ_CONTROL1_LANE_SEL GENMASK(3, 0)
#define PCIE_RAS_DES_SD_EQ_STATUS2 0xe4
#define PCIE_RAS_DES_SD_EQ_STATUS3 0xe8

/* PTM register definitions */
#define PTM_RES_REQ_CTRL 0x8
#define PTM_RES_CCONTEXT_VALID BIT(0)
Expand Down
Loading
Loading