Skip to content

arm64: dts: qcom: talos-lyra-evk: Enable PCIe Support #1617

New issue

Have a question about this project? Sign up for a free GitHub account to open an issue and contact its maintainers and the community.

Sign up for GitHub

By clicking “Sign up for GitHub”, you agree to our terms of service and privacy statement. We’ll occasionally send you account related emails.

Already on GitHub? Sign in to your account

Merged
Komal Bajaj (Komal-Bajaj) merged 1 commit into from
Aug 13, 2026
Merged

arm64: dts: qcom: talos-lyra-evk: Enable PCIe Support #1617

Changes from all commits
Commits
Show all changes
1 commit
Select commit
File filter

Filter by extension

Filter by extension
Conversations
Failed to load comments.
Loading
Jump to
Jump to file
Failed to load files.
Loading
Diff view
Diff view
148 changes: 148 additions & 0 deletions arch/arm64/boot/dts/qcom/talos-lyra-evk-som.dtsi
View file
Open in desktop
Original file line number Diff line number Diff line change
Expand Up @@ -31,6 +31,24 @@
};
};

vreg_0p9: regulator-0v9 {
compatible = "regulator-fixed";
regulator-name = "VREG_0P9";
regulator-min-microvolt = <900000>;
regulator-max-microvolt = <900000>;
regulator-always-on;
regulator-boot-on;
};

vreg_1p8: regulator-1v8 {
compatible = "regulator-fixed";
regulator-name = "VREG_1P8";
regulator-min-microvolt = <1800000>;
regulator-max-microvolt = <1800000>;
regulator-always-on;
regulator-boot-on;
};

};

&apps_rsc {
Expand Down Expand Up @@ -206,6 +224,111 @@
status = "okay";
};

&i2c5 {
clock-frequency = <100000>;

status = "okay";
};

&pcie {
wake-gpios = <&tlmm 100 GPIO_ACTIVE_HIGH>;

iommu-map = <0x0 &apps_smmu 0x400 0x1>,
<0x100 &apps_smmu 0x401 0x1>,
<0x208 &apps_smmu 0x402 0x1>,
<0x210 &apps_smmu 0x403 0x1>,
<0x218 &apps_smmu 0x404 0x1>,
<0x300 &apps_smmu 0x405 0x1>,
<0x400 &apps_smmu 0x406 0x1>,
<0x500 &apps_smmu 0x407 0x1>,
<0x501 &apps_smmu 0x408 0x1>;

status = "okay";
};

&pcie_phy {
vdda-phy-supply = <&vreg_l5a>;
vdda-pll-supply = <&vreg_l12a>;

status = "okay";
};

&pcie_port0 {
tc9563: pcie@0,0 {
compatible = "pci1179,0623";
reg = <0x10000 0x0 0x0 0x0 0x0>;
#address-cells = <3>;
#size-cells = <2>;
#gpio-cells = <2>;
device_type = "pci";
ranges;
bus-range = <0x2 0xff>;

vddc-supply = <&vreg_0p9>;
vdd18-supply = <&vreg_1p8>;
vdd09-supply = <&vreg_0p9>;
vddio1-supply = <&vreg_1p8>;
vddio2-supply = <&vreg_1p8>;
vddio18-supply = <&vreg_1p8>;

i2c-parent = <&i2c5 0x77>;

resx-gpios = <&tlmm 89 GPIO_ACTIVE_LOW>;

pinctrl-0 = <&tc9563_resx_state>;
pinctrl-names = "default";

pcie@1,0 {
reg = <0x20800 0x0 0x0 0x0 0x0>;
#address-cells = <3>;
#size-cells = <2>;
device_type = "pci";
ranges;
bus-range = <0x3 0xff>;

ep-pwr-en-gpio = <&tc9563 2 GPIO_ACTIVE_HIGH>;
ep-reset-gpio = <&tc9563 5 GPIO_ACTIVE_HIGH>;
};

pcie@2,0 {
reg = <0x21000 0x0 0x0 0x0 0x0>;
#address-cells = <3>;
#size-cells = <2>;
device_type = "pci";
ranges;
bus-range = <0x4 0xff>;

ep-pwr-en-gpio = <&tc9563 4 GPIO_ACTIVE_HIGH>;
ep-reset-gpio = <&tc9563 3 GPIO_ACTIVE_HIGH>;
};

pcie@3,0 {
reg = <0x21800 0x0 0x0 0x0 0x0>;
#address-cells = <3>;
#size-cells = <2>;
device_type = "pci";
ranges;
bus-range = <0x5 0xff>;

pci@0,0 {
reg = <0x50000 0x0 0x0 0x0 0x0>;
#address-cells = <3>;
#size-cells = <2>;
device_type = "pci";
ranges;
};

pci@0,1 {
reg = <0x50100 0x0 0x0 0x0 0x0>;
#address-cells = <3>;
#size-cells = <2>;
device_type = "pci";
ranges;
};
};
};
};

&remoteproc_adsp {
firmware-name = "qcom/qcs615/adsp.mbn";

Expand All @@ -222,6 +345,31 @@
clocks = <&xo_board_clk>;
};

&tlmm {
pcie_default_state: pcie-default-state {
clkreq-pins {
pins = "gpio90";
function = "pcie_clk_req";
drive-strength = <2>;
bias-pull-up;
};

wake-pins {
pins = "gpio100";
function = "gpio";
drive-strength = <2>;
bias-pull-up;
};
};

tc9563_resx_state: tc9563-resx-state {
pins = "gpio89";
function = "gpio";
drive-strength = <2>;
bias-disable;
};
};

&uart0 {
status = "okay";
};
Expand Down
Loading