Skip to content

Update VisionFive 2 with HPL results from EESSI/docs#818 #8

New issue

Have a question about this project? Sign up for a free GitHub account to open an issue and contact its maintainers and the community.

Sign up for GitHub

By clicking “Sign up for GitHub”, you agree to our terms of service and privacy statement. We’ll occasionally send you account related emails.

Already on GitHub? Sign in to your account

Merged
hugomeiland merged 4 commits into from
Jul 12, 2026
Merged

Update VisionFive 2 with HPL results from EESSI/docs#818 #8

Show file tree
Hide file tree
Changes from all commits
Commits
Show all changes
4 commits
Select commit Hold shift + click to select a range
f09f3db
Merge pull request #7 from opensolvers/main
hugomeiland Jun 21, 2026
4d21b14
Document VisionFive 2 HPL results from EESSI blog post.
hugomeiland Jul 11, 2026
7506130
Update site tagline to RISC-V learnings and fun.
hugomeiland Jul 11, 2026
c2b7890
Merge branch 'main' into site-updates
hugomeiland Jul 11, 2026
File filter

Filter by extension

Filter by extension
Conversations
Failed to load comments.
Loading
Jump to
Jump to file
Failed to load files.
Loading
Diff view
Diff view
2 changes: 1 addition & 1 deletion _includes/header.html
View file
Open in desktop
Original file line number Diff line number Diff line change
@@ -1,6 +1,6 @@
<header class="page-header" role="banner">
<h1 class="project-name">OpenSolvers</h1>
<h2 class="project-tagline">Running open solvers on RISC-V</h2>
<h2 class="project-tagline">RISC-V learnings and fun</h2>

<a href="https://github.com/opensolvers/opensolvers.github.io" class="btn">Find us on GitHub</a>

Expand Down
22 changes: 21 additions & 1 deletion boards/VisionFive2.md
View file
Open in desktop
Original file line number Diff line number Diff line change
@@ -1,3 +1,23 @@
The StarFive VisionFive2 board is build around the StarFive JU7110 SOC.
The StarFive VisionFive 2 board is built around the StarFive **JH7110** SoC: four **SiFive U74** cores at 1.5 GHz (`rv64gc`, scalar — no vector extension), 8 GB RAM, typically running Ubuntu 24.04.

![](vf2.jpg)

## HPL via EESSI

End-to-end benchmark on real VisionFive 2 hardware using [EESSI](https://www.eessi.io/) `2025.06-001` on the RISC-V dev stack [`dev.eessi.io/riscv`](https://www.eessi.io/docs/repositories/dev.eessi.io-riscv/):

| Configuration | HPL (N=10000, 4 cores, 2×2 grid) | Speedup |
|---------------|----------------------------------|---------|
| Stock OpenBLAS 0.3.30 (generic `rv64gc` kernel) | **3.13 GFLOP/s** (213 s) | 1.00× |
| U74-optimized OpenBLAS ([easyconfigs#26436](https://github.com/easybuilders/easybuild-easyconfigs/pull/26436)) | **5.28 GFLOP/s** (126 s) | **1.69×** |

Stock OpenBLAS falls back to the generic `RISCV64_GENERIC` C `2×2` GEMM kernel (~3 GFLOP/s on HPL). A hand-tuned scalar **4×4 DGEMM micro-kernel** for the U74 pipeline ([OpenBLAS#5903](https://github.com/OpenMathLib/OpenBLAS/pull/5903)) lifts single-core DGEMM from ~1.4 to **1.77 GFLOP/s** and 4-core DGEMM to **6.31 GFLOP/s**.

### Reproducing the optimized run

1. Set up CVMFS + EESSI on `riscv64` (`EESSI_VERSION_OVERRIDE=2025.06-001`).
2. Baseline: `module load HPL/2.3-foss-2025b` → `OMP_NUM_THREADS=1 mpirun -np 4 xhpl`.
3. Build tuned OpenBLAS from the easyconfig PR: `eb --from-pr 26436 --robot` (via `EESSI-extend` user install).
4. Register the new backend with FlexiBLAS and re-run the same `xhpl` — no HPL rebuild.

Full walkthrough: [EESSI/docs#818](https://github.com/EESSI/docs/pull/818) — *A 1.7× faster HPL on a RISC-V SiFive U74 via EESSI*.