Skip to content

feat: emit_verilog for the GF-T backprop microsequencer (programmable trainer) - #1865

Merged
gHashTag merged 1 commit into
masterfrom
feat/microcode-verilog
Aug 7, 2026
Merged

feat: emit_verilog for the GF-T backprop microsequencer (programmable trainer)#1865
gHashTag merged 1 commit into
masterfrom
feat/microcode-verilog

Conversation

@gHashTag

@gHashTag gHashTag commented Aug 7, 2026

Copy link
Copy Markdown
Owner

tools/gft_backprop_microcode.py gains emit_verilog(n_in,n_hid,n_out) — emits a synthesizable microsequencer module for any 2-layer net, completing topology -> microcode -> buildable Verilog. Self-test PASS. Measured: the (2,3,1) net builds to fasm 2.92M — essentially identical to the (2,2,1) XOR net's 2.93M (datapath fixed; bigger nets grow only register file + microcode = time, not area). A programmable ternary NN trainer where network size costs time, not FPGA area. Build with -nocarry. docs/NOW.md updated. Refs #1764

tools/gft_backprop_microcode.py gains emit_verilog(n_in,n_hid,n_out,modname) --
emits a synthesizable microsequencer module (register file + case(pc) ROM) for
any 2-layer net, completing topology -> microcode -> buildable Verilog. Self-test
PASS.

Measured: the (2,3,1) net (3 hidden, 43 steps) builds to fasm 2.92M -- essentially
identical to the (2,2,1) XOR net's 2.93M, Max 20.69 MHz PASS. The datapath is
fixed; bigger nets grow only the register file + microcode (= time, not area).
Arbitrary 2-layer nets build to ~2.9M bitstreams, deep under the ~17M ceiling =>
a programmable ternary NN trainer where network size costs time, not FPGA area.
Build with synth_xilinx -nocarry.

Refs #1764

Co-Authored-By: Claude Opus 4.8 <noreply@anthropic.com>
@github-actions

github-actions Bot commented Aug 7, 2026

Copy link
Copy Markdown
Contributor

PR Dashboard

Generated at: 2026-08-07 11:53:18 UTC

Summary

Status Count
Total Open PRs 12
PRs with Failing Checks 0
PRs with All Checks Green 12
READY 5
FAILING 0
PENDING 0

Seal Status

  • ⚠️ STALE -- sha256(compiler.rs)=4c1aaad5309a != manifest seal=87e5cbd3ad94.
    The committed NMSE numbers were certified against an older compiler.rs.
    Run scripts/reseal-check.sh locally for the two-step reseal command (advisory; not a merge gate).

@github-actions

github-actions Bot commented Aug 7, 2026

Copy link
Copy Markdown
Contributor

📓 NotebookLM Notebook linked to this PR

This notebook contains session context, decisions, and artifacts for this work.

@gHashTag
gHashTag merged commit 2e40bae into master Aug 7, 2026
17 checks passed
@gHashTag
gHashTag deleted the feat/microcode-verilog branch August 7, 2026 11:54
Sign up for free to join this conversation on GitHub. Already have an account? Sign in to comment

Labels

None yet

Projects

None yet

Development

Successfully merging this pull request may close these issues.

1 participant