-
University of Toronto
Pinned Loading
-
-
Business_Card_v2
Business_Card_v2 PublicRISC-V supercluster PCB business card with 1 master + 8 worker MCUs over a shared UART bus, USB-C edge connector
-
Vector-Processing-Unit
Vector-Processing-Unit Public8×8 systolic array Vector Processing Unit (VPU) on DE10-Lite FPGA for fast INT8 matrix/vector operations with a custom one-hot instruction set and C++ assembler. Check out the documentation:
-
Neural-Network-on-FPGA
Neural-Network-on-FPGA PublicMulti-Layer Perceptron Neural Network on an FPGA using SystemVerilog. Check out the documentation:
SystemVerilog
-
Something went wrong, please refresh the page to try again.
If the problem persists, check the GitHub status page or contact support.
If the problem persists, check the GitHub status page or contact support.

