AIUB_Microprocessor

Architecture / How it Works

flowchart TD
  MT["Mid Term"] --> A["Assisment"]
  MT --> L1["Lab Task 1"]
  MT --> L2["Lab Task 2"]
  MT --> L3["Lab Task 3"]
  MT --> L4["Lab Task 4"]
  MT --> S["Slids"]

Loading